

# MS-7437 (MS-6632)

*Version 0A*

## CPU:

Intel Dimondville

## System Chipset:

Intel 945GSE (North Bridge)  
Intel ICH7M(South Bridge)

## On Board Chipset:

Clock Generator - ICS9LPRS113  
HD AUDIO CODEC(ALC888)  
Giga LAN -- Realtek RTL8111C  
LVDS CHRONTEL - CH7308B  
SIO-Fintek F71882F  
Card Reader RTS5158E  
AMP - TPA3005D2  
BIOS -- SPI

## Main Memory:

DDR II SO-DIMM x 1 (Max 1GB)

## Expansion Slots:

Internal Mini PCIE x1  
Internal Mini PCIE x2 (Option)  
CF Card Connector

## Intersil PWM:


Controller: ISL6261CRZ-T

COVER SHEET	1
BLOCK DIAGRAM	2
Diamondville	3-4
Intel 945GSE	5-8
DDR2 SO-DIMM Slot	9-10
ICH7M	11-14
CLK GEN [ICS9LPRS113]	15
SIO-Fintek F71882F	16
Card Reader RTS5158E	17
Giga LAN Realtek 8111C	18
CRT	19
LVDS & INV	20
SATA & CF Card	21
USB 0~5 CONNECTORS	22
Azalia - ALC888 & AMP	23
Mini PCI-E Slot	24
Front Panel & FAN Control	25
ACPI CONTROLLER	26
GMCH VCORE	27
CPU POWER	28
DC-IN POWER	29
MANUAL PARTS	30
GPIO Setting	31
Power sequence & RST	32
POWER MAP	33
CLK MAP	34
History	35



MICRO-STAR INT'L CO.,LTD			
MS-7437			
Size	Document Description	Rev	
Custom	COVER SHEET	0A	
Date: Friday, September 05, 2008		Sheet	1 of 35

MS-7437 VER : 0A














**MICRO-STAR INT'L CO.,LTD**

MS-7437

Size	Custom
------	--------

Document Description	Rev
Intel 945GSE ( DDR )	0A

0A

Date: Friday, September 05, 2008	Sheet 7 of 35
----------------------------------	---------------

# 945 GSE Power






VTT=> 3.72A OK

V\_1P5\_CORE=> 2.13A OK



VCC\_DDR=> 1.72A OK

V\_2P5\_MCH=>142mA OK

VCC3=> 40mA OK




## POWER




to disable lvds,  
connect VCCCLVDS and VCCALVDS to GND  
modify 2008.05.20






**N13-2000220-A10**  
**Bottom**




**ADDRESS: 000**  
**0xA0**





**MICRO-STAR INT'L CO.,LTD**




**MS-7437**

Size	Document Description	Rev
Custom	DDR2 SO-DIMM1 Slot	0A
Date: Friday, September 05, 2008	Sheet 9 of 35	











PCB Revision Control  
0A - 000  
0B - 001  
10 - 010



PWRBTN# internal pull high  
Internal debounced inside 82801GBM


GPIO	Power Plane	Default
6,7	Core	GPI
8-10	Resume	GPI
12-15	Resume	GPI
24,25	Resume	GPO
38,39	Core	GPI




```

ICH7 M Power
VTT=> 0.954A OK
V_1P5_CORE=> 1.52A OK
VCC3=> 326mA OK
VCC3_SB=> 132mA OK
VCC5=> 6mA OK
VCC5_SB=> 10mA OK
RTCVC=> NA

```



**PIN AA2,Y7,K7,C28,G20 : VccSus 1.05V for RTCVCC**






**MICRO-STAR INT'L CO.,LTD**

MS-7437

Size Custom	Document Description <b>ICH7M ( Power)</b>	Rev 0A
Date: Friday, September 05, 2008	Sheet	14 of 35

### CLOCK GEN STRAPING



CPU Table

BSEL[2]	BSEL[1]	BSEL[0]	BCLK
L	L	L	100MHZ
L	L	H	133MHZ
L	H	L	RESERVED
L	H	H	166MHZ

CLK Gen 113


BSEL[2]	BSEL[1]	BSEL[0]	BCLK
H	L	H	100MHZ
L	L	H	133MHZ
L	H	L	200MHz
L	H	H	166MHZ







## Flash Card Socket



**MICRO-STAR INT'L CO.,LTD**

MS-7437





Size Custom	Document Description <b>Card Reader RTS5158E</b>	Rev 0A
Date: Friday, September 05, 2008	Sheet 17 of 35	



# Video Connector


change ESD diode  
modify 0609

37.5ohm/9mil  
trace width







## SERIAL ATA CONNECTOR BLOCK




## CF Card BLOCK




## HDD Power For 2.5"





## POWER CIRCUIT FOR USB PORT 0,1





## POWER CIRCUIT FOR USB PORT 2,3




## USB CONNECTOR FOR USB PORT 0,1



## REAR PANEL USB CONNECTOR FOR USB PORT 2,3




## CAMERA








## Mini PCI-E Slot 1



## Mini PCI-E Slot 2






[illegible]

**( for Fintek 71882 )**

The schematic diagram illustrates the LED driver circuit for the Fintek 71882. It features two LEDs, LED\_VSB and LED\_VCC, each driven by an N-MOSFET (Q10 and Q8). The MOSFETs are controlled by the SUS\_LED and PWR\_LED signals. The circuit also includes a current source (RN1) and a VCC5\_SB supply.



**Components and Connections:**

- LED\_VSB:** Connected to VCC3\_SB through resistor R92 (1KR0402). The LED is controlled by the SUS\_LED signal through MOSFET Q10 (N-PMBS3904\_SOT23-RH). The gate of Q10 is connected to SUS\_LED through resistor R93 (4.7KR0402).
- LED\_VCC:** Connected to VCC3\_SB through resistor R69 (1KR0402). The LED is controlled by the PWR\_LED signal through MOSFET Q8 (N-PMBS3904\_SOT23-RH). The gate of Q8 is connected to PWR\_LED through resistor R78 (4.7KR0402).
- Current Source (RN1):** An 8P4R-330R0402 current source is connected to VCC5\_SB and the gates of Q10 and Q8.
- Supply and Grounding:** VCC3\_SB is the supply for the LEDs. VCC5\_SB is the supply for the current source. Ground connections are shown for the MOSFETs and the current source.

[illegible]

MS-7437

Size Custom	Document Description <b>Front Panel&amp;FAN Control</b>	Rev 0A
Date: Friday, September 05, 2008	Sheet 25 of 35	



## DDR II 1.8V POWER

MAX = 9.2A

VCC\_DDR = 9.02A  
SO-DIMM X1 --- 2.7A  
DDR Terminitor--- 0.6A  
1.5V core --- 4A  
N.B --- 1.72A

MAX = 7.5A

VTT +/-1.05V<sub>core</sub>  
7.174A

Current Limit at 10A  
Current MAX at 8A

CPU Vccp: 2500mA  
GMCH core:2940mA  
GMCH Vccp:780mA  
ICH7M core:940mA  
ICH7M Vcc\_IO:14mA

### DDR VTT Power

To CPU Copper trace width > 250mils , Fill  
island behind DIMM > 400mils .

VTT\_DDR  
1.2A

V\_1P5\_CORE  
4.78A

CPU Vccp: 130mA  
GMCH core:2130mA  
ICH7M core:1520mA  
MINI PCIE :1000mA




MAX = 5A




MICRO-STAR INT'L CO.,LTD

MS-7437


Size	Document Description	Rev
Custom	GMCH VCORE	0A
Date: Friday, September 05, 2008	Sheet 27 of 35	









### NB HEATSINK




### CPU HEATSINK




### CPU HEATSINK




### SB HEATSINK



### Mounting Holes



### EMI



### Simulation


Layer1 / 5mil / 55ohm




Layer6 / 5mil / 55ohm



Layer4 / 4.5mil / 55ohm



### Optics Orientation Holes



ICH7M


GPIO	Alt Func	Pin	I/O/NC	Power	PU	SMI	Tol	Default	Rickles Signal Name
GPIO[0]	BM_BUSY#	AB18	I	VCC3p3	N	Y	3.3	N/A	PM_BMBUSY#
GPIO[1]	REQ[5]#	C8	I	V5REF	Y	N	5	N/A	PREQ#5
GPIO[2]	PIRQE#	G8	I	V5REF	Y	N	5	N/A	GPIO2
GPIO[3]	PIRQF#	F7	I	V5REF	Y	N	5	N/A	GPIO3
GPIO[4]	PIRQG#	F8	I	V5REF	Y	N	5	N/A	GPIO4
GPIO[5]	PIRQH#	G7	I	V5REF	Y	N	5	N/A	GPIO5
GPIO[6]	unmuxed	AC21	I	Vcc3p3	Y	Y	3.3	N/A	ATADET0
GPIO[7]	unmuxed	AC18	I	Vcc3p3	Y	N	3.3	N/A	SIO_OVT#
GPIO[8]	unmuxed	E21	I	VccSus3p3	Y	Y	3.3	N/A	NC
GPIO[9]	unmuxed	E20	I	VccSus3p3	Y	N	3.3	N/A	NC
GPIO[10]	unmuxed	A20	I	VccSus3p3	Y	N	3.3	N/A	NC
GPIO[11]	SMBALERT#	B23	I	VccSus3p3	Y	Y	3.3	N/A	SMBALERT#
GPIO[12]	unmuxed	F19	I	VccSus3p3	Y	N	3.3	N/A	SPI_HOLD_GPO#
GPIO[13]	unmuxed	E19	I	VccSus3p3	Y	Y	3.3	N/A	SIO_PME#
GPIO[14]	unmuxed	R4	I	VccSus3p3	Y	Y	3.3		NC
GPIO[15]	unmuxed	E22	I	VccSus3p3	N	N	3.3	1	NC
GPIO[16]	DPRSLPVR	AC22	O	Vcc3p3	N	N	3.3	1	DPRSLPVR
GPIO[17]	GNT[5]#	D8	O	Vcc3p3	N	N	3.3	1	PGNT#5
GPIO[18]	STPPCI#	AC20	O	Vcc3p3	N	N	3.3	1	PM_STPPCI#
GPIO[19]	SATA1GP	AH18	I	Vcc3p3	D	N	3.3	1	SATA1GP
GPIO[20]	STPCPU#	AF21	O	Vcc3p3	N	N	3.3	0	PM_STPCPU#
GPIO[21]	SATA0GP	AF19	I	Vcc3p3	N	N	3.3	0	SATA0GP
GPIO[22]	REQ4#	A13	I	Vcc3p3	N	N	3.3	0	PREQ#4
GPIO[23]	LDRQ1#	AA5	O	Vcc3p3	N	N	3.3		NC
GPIO[24]	unmuxed	B3	O	VccSus3p3	Y	N	3.3	1	BIOS_WP#
GPIO[25]	unmuxed	D20	O	VccSus3p3	N	N	3.3	N/A	CAMERA_ON#
GPIO[26]	unmuxed	A21	O	VccSus3p3	N	N	3.3	0	NC
GPIO[27]	unmuxed	B21	O	VccSus3p3	N	N	3.3	0	NC
GPIO[28]	unmuxed	E23	O	VccSus3p3	N	N	3.3	0	NC
GPIO[29]	OC#5	C3	I	VccsUS3p3	Y	N	3.3		USB_OCP#2
GPIO[30]	OC#6	A2	I	VccsUS3p3	Y	N	3.3		USB_OCP#3
GPIO[31]	OC#7	B3	I	VccsUS3p3	Y	N	3.3		USB_OCP#3
GPIO[32]	CLKRUN#	AG18	O	Vcc3p3	N	N	3.3	1	CLKRUN#
GPIO[33]	AZ_DOCK_EN#	AC19	O	Vcc3p3	N	N	3.3	1	PRES2
GPIO[34]	AZ_DOCK_RST#	U2	O	Vcc3p3	N	N	3.3	0	PRES3
GPIO[35]	SATACLKREQ#	AD21	O	Vcc3p3	N	N	3.3	0	PRES1
GPIO[36]	SATA2GP	AH19	I	Vcc3p3	N	N	3.3	0	SATA2GP
GPIO[37]	SATA3GP	AE19	I	Vcc3p3	N	N	3.3	0	SATA3GP
GPIO[38]	unmuxed	AD20	I	Vcc3p3	Y	N	3.3	1	NC
GPIO[39]	unmuxed	AE20	I	Vcc3p3	Y	N	3.3	1	WLAN_PWRON
GPIO[48]	GNT4#	A14	O	Vcc3p3	N	N	3.3	1	PGNT#4
GPIO[49]	CPUPWRGD	AG24	OD	V_FSB_VTT	Y	N	3.3	1	CPU_PWRGD

SIO(F71882)

PIN NAME	USAGE	Input/Output	NOTES
GPIO[2:0]	UNUSED		
GPIO3	UNUSED		
GPIO4	UNUSED		
GPIO5	UNUSED		
GPIO6	UNUSED		
GPIO7	WDT#	OUTPUT	WATCH DOG TIMER RESET OUTPUT
GPIO10	UNUSED		
GPIO11	UNUSED		
GPIO12	UNUSED		
GPIO13	BEEP	OUTPUT	
GPIO14	AMP_EN	OUTPUT	RESERVED TO ENABLE THE AMPLIFIER
GPIO15	LED_VSB	OUTPUT	OUTPUT FOR PWR LED
GPIO16	LED_VCC	OUTPUT	OUTPUT FOR PWR LED
GPIO17	UNUSED		
GPIO20	PLTRST_BU#1	OUTPUT	PCI RESET BUFFER1
GPIO21	PLTRST_BU#2	OUTPUT	PCI RESET BUFFER2
GPIO22	PLTRST_BU#3	OUTPUT	PCI RESET BUFFER3
GPIO23	UNUSED		
GPIO24	UNUSED		
GPIO26	PSIN	INPUT	FRONT PANNEL POWER BUTTON
GPIO27	PSOUT#	OUTPUT	POWER BUTTON BUFFER OUT TO SB
GPIO30	SLP_S3#	INPUT	FROME SOUTHBRIDGE S3#
GPIO31	PS_ON#	OUTPUT	OUTPUT FOR POWER ON
GPIO32	UNUSED		
GPIO33	RSMRST#	OUTPUT	OUTPUT FOR SOUTHRBRIDGE RSMRST#
GPIO40	AMP_GAIN0	OUTPUT	SET AMPLIFIER GAIN
GPIO41	UNUSED		
GPIO42	UNUSED		
GPIO43	AMP_GAIN1	OUTPUT	SET AMPLIFIER GAIN

DDR-II DIMM Config.

DEVICE	ADDRESS	CLOCK
DIMM 1	00	SM_CK0/#0 SM_CK1/#1



MICRO-STAR INT'L CO.,LTD

MS-7437



Size Custom

Document Description


Rev 0A

GPI0 Setting& PCI Routing

Date: Friday, September 05, 2008Sheet 31 of 35








AOC Total = MAX 57 W (no Panel)  
Channel Total = MAX 67 W (no Panel)

VCC3 + VCC3\_SB = MAX 3.8A  
VCC5 + VCC5\_SB = MAX 5.4A  
+12V = MAX 0.8A  
VTT 1.05V = MAX 7.2A  
VCC\_DDR 1.8V = MAX 9.2A

# CLOCK MAP



1		
2		
3		
4		
5		
6		
7		
8		
9		
10		
11		
12		
13		
14		
15		
16		
17		
18		
19		
20		
21		
22		
23		
24		
25		
26		
27		
28		
29		
30		

[illegible]